

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Fatest and Trademark Office Address COMMISSIONER FOR PATENTS P.O. Bol 1450 Alexandra Virginia 22313-1450

APPLICATION N	Ю.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/847,032		04/30/2001	Lester S. Sanders	X-858 US	5645
24309	7590	01/09/2006		EXAM	INER
XILINX	•		PHAN, THAI Q		
ATTN: L 2100 LO		ARTMENT	ART UNIT	PAPER NUMBER	
	E, CA 95	124	2128		
				DATE MAILED: 01/09/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/847,032	SANDERS, LESTER S.	
Office Action Summary	Examiner	Art Unit	
	Thai Q. Phan	2128	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet v	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a and will apply and will expire SIX (6) MO ute, cause the application to become A	ICATION. reply be timely filed NTHS from the mailing date of this communication. NBANDONED (35 U.S.C. § 133).	
Status			
1) ☐ Responsive to communication(s) filed on 12 2a) ☐ This action is FINAL. 2b) ☐ This action is FINAL. 2b) ☐ This action is application is in condition for allow closed in accordance with the practice under	nis action is non-final. vance except for formal ma	•	
Disposition of Claims			
4) Claim(s) 1-30 is/are pending in the application 4a) Of the above claim(s) is/are withding 5) Claim(s) is/are allowed. 6) Claim(s) 1-30 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
 9) ☐ The specification is objected to by the Examination 10) ☐ The drawing(s) filed on 30 April 2001 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction. 11) ☐ The oath or declaration is objected to by the little should be applied to a specific and the should be applied to a specific	a)⊠ accepted or b)⊡ objute drawing(s) be held in abeyand action is required if the drawing	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a lie	nts have been received. nts have been received in iority documents have bee eau (PCT Rule 17.2(a)).	Application No n received in this National Stage	
Attachment(s)	л п	Surrey and (BTO 442)	
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152)	

Art Unit: 2128

DETAILED ACTION

This Office Action is in response to a RCE application filed on 10/12/2005.

Claims 1-30 are pending in the Office Action.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-30 are rejected under 35 U.S.C. 102(e) as being anticipated by Bennett et al, US patent no. 5,659,484

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

As per claim 1, Bennett anticipates a method and system for mapping or targeting an integrated circuit placement/layout for circuit components with feature

Application/Control Number: 09/847,032

Art Unit: 2128

limitation very identical to the claimed invention. According to Bennett, the method includes steps

Receiving a first low level placed and routed design representation for an integrated circuit, a first circuit, (Figs. 6-7, col. 29, line 34 to col. 30, line 6),

Transforming the low level design representation into a synthesizable, editable, and simulatable high level design representation like HDL or ABEL (col. 10, lines 35-66, Background of the Invention, col. 29, line 34 to col. 30, line 20),

Processing the high level presentation to generate a low level, placed and routed design representation targeting a second integrated circuit that is different from the first integrated circuit for enumeration and annotation to meet the design specification or constraints (col. 10, lines 13-66, col. 11, lines 10-26, col. 15, lines 3-13, cols. 22-30).

As per claims 2-4, Bennett anticipates the design circuits are programmable logic devices including gate array, FPGA, etc.

As per claims 5-10, Bennett anticipates design tools such as HDL programming language, ABEL language, Boolean equation/expression tools, etc. (Fig. 7).

As per claim 10, Bennett anticipates a step of compiling the low level representation to generate an editable and simulatable high-level representation (col. 5, line 56 to col. 6, line 35, cols. 22-29).

As per claims 11-21, Bennett anticipates the claimed limitations in the process technology mapping for logic gate array design.

As per claims 22-30, the claims are directed to a method and system for retargeting an electronic design. The claims require the feature limitations as shown in the rejected claims above. Claims 22-30 are also rejected in like manner.

Response to Arguments

Applicant's arguments with respect to claims 1-30 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US patent application publication no. US 2002/0100001 A1, issued to Lai et al, on July 2002

2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Thai Phan whose telephone number is 571-272-3783.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on 571-272-2279. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/847,032 Page 5

Art Unit: 2128

3. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jan. 04, 2006

Thai Phan

Patent Examiner